Abstract-The drive signals for radio frequency switch mode amplifiers can be directly generated by digital circuits using pulsewidth modulation and pulse position modulation. The quantisation noise that occurs when the pulsewidths are quantised to the timing grid can be shaped using sigma delta (ΣΔ) modulation combined with polar quantisation. This paper analyses the behavior of the resulting non-uniform polar quantisation and predicts the signal to noise ratio (SNR) performance of both Cartesian and polar filtered ΣΔ architectures. Practical measurements and simulations support the analysis. Orthogonal frequency division multiplexing and wideband code division multiple access signals are shown to have an increasing SNR with signal strength of 0.5 dB/dB at low signal levels, and 1 dB/dB at medium signal levels prior to entering the overload region. The schemes trade-off improved quantiser fidelity for higher oversampling requirements. They have reduced transitions, better coding efficiency and generally outperform the traditional band-pass ΣΔ scheme. Their complexity grows linearly with the number of quantisation points.
I. INTRODUCTION
T HE need for power reduction in radio frequency (RF) power amplifiers (PAs) has led researchers to consider switching architectures as a replacement to traditional amplifier structures based on class A and class B designs. Improvements in device technology in the form of reduced parasitic capacitance make switch-mode techniques such as class S and D (and also class E and F) more competitive at higher carrier frequencies, because of the reduction in switching losses [1] . Switch mode PAs require an 'on' and 'off' drive signal and this gives the opportunity of digital control. Since process technology has improved, it is therefore now possible to directly generate a modulated IF or RF signal from a digital source with frequencies ranging from tens MHz up to the low GHz [2] , [3] . This paper considers the replacement of the traditional direct up-conversion architecture by a digital architecture. The proposed new architecture ( Fig. 1(bottom) ) eliminates many analog compo- nents in the transmitter chain and replaces them with a single predominantly digital sigma delta up-conversion circuit [4] - [6] . The output of which is a discrete representation or as in this paper of the modulated carrier signal. The new circuit exploits the high speed capabilities of modern digital circuits to eliminate many analog difficulties of the traditional analog architecture. Such problems include gain-phase imbalance of the IQ modulator, carrier leak, the need for an analog RF synthesiser and the need for frequency dependant gain and phase matching of the two lowpass filters [7] . These problems are all eliminated by the all-digital digital drive up-conversion architecture.
The drive signal to an RF switch mode PA consists of a train of discrete pulses whose pulse widths determine the amplitude (pulse width modulation (PWM)) of the RF carrier and whose pulse positions (pulse position modulation (PPM)) determines the phase of the RF signal (Fig. 2) . If these signals are to be generated from a synchronous digital circuit, then the pulse edges must be quantised to the internal timing grid of the digital circuit. This leads to quantisation noise.
techniques can be used to shape this noise out of band, hence it can be filtered away by a bandpass filter. The processs can be applied in polar form [4] , or in Cartesian [6] - [8] . The latter usually gives superior results as the filtering is performed on nonbandwidth expanded signals. Wang [9] , Jeong and Wang [10] avoided phase quantisation effects altogether by only quantising the signal amplitude, but this re-introduced analog componentry such as the quadrature modulator; hence the all-digital architecture was no longer possible. This paper analyses the quantisation noise generated by the all-digital structures of [4] and [6] and then predicts their performance when embedded in a loop. There have been many papers describing the quantisation noise associated with one dimensional ADCs and DACs [11] . The traditional analysis models the quantisation noise as a white error process which is fed into the loop. The quantisers are generally linear and the noise power is given by where represents the quantisation step-size. Improvements can be made by using semi-uniform quantisers with smaller steps at the lower signal levels [12] . However, there has been no analysis of a non-uniform polar quantiser with a two-dimensional circular symmetric Gaussian input signal having a Rayleigh envelope. The latter is a good approximation for signals such as orthogonal frequency division multiplexing (OFDM) and wideband code division multiple access (WCDMA) which are common modulation schemes for today's wireless systems. In this paper, the architecture of the Cartesian is briefly explained in Section II. The non-uniform polar quantisation process is explained in Section III. The mean square error (MSE) of the non-uniform polar quantiser with a circular symmetric Gaussian signal having Rayleigh envelope is derived in Section IV. Section V compares the theoretical and simulated MSE results for a standalone quantiser. Section VI gives an analysis of a polar quantiser with and without modulator. The noise associated with the modulator is derived and superimposed on a measured spectrum plot. In Section VII, the low signal level behavior of the modulator is discussed. Section VIII discusses implementation issues and gives some performance comparisons.
II. THE ARCHITECTURE
The Cartesian architecture shown by Fig. 2 proposed by the authors in [6] is an improvement over the polar modulator of [4] . The main objective of the new architecture is to eliminate the bandwidth expanded signals from the process. This is achieved by moving the non-linear Cartesian to polar conversion of [4] to the output of the filters. This Cartesian structure performs filtering on individual and Cartesian signals. After filtering, the and signals are then converted to polar coordinates and separately quantised in blocks and . The output of the quantisers are converted to pulse widths and pulse positions in the 'polar to PWM/PPM' block. Moreover, the output of the quantisers is converted back to Cartesian coordinates (removing bandwidth expansion) and fed back to filters. The output of the 'polar to PWM/PPM' block is a pulse train to be fed directly to the SMPA and band-pass filtered to remove the quantisation and out-of-band distortion products [5] . Some of the harmonic distortions can be cancelled by using a bridge amplifier structure in push-pull. The on-off two-level waveform driving the "push" arm can be delayed by and sent to the "pull" arm to give an effective 3-level signal as shown in (Fig. 2) and (Fig. 4) [13] . The waveforms are repeated times before being updated by the next quantised amplitude and phase output from the Cartesian system. There- fore the sample rate is , where is the nominal carrier frequency.
III. NON-UNIFORM POLAR QUANTISERS AND THE POLAR QUANTISATION PLANE
The quantisation phase plane of Fig. 3 illustrates the functions carried out by blocks and . It shows a series of concentric circles sliced at equal angles. The circles represent the quantised amplitude and the slices represent the quantised phases. The dots at the intersection of the circles and the slices represent the quantisation points. The dotted circles and dotted lines represent the threshold levels used in the quantiser. The number of quantised steps can be increased or decreased depending on the accuracy requirement.
The phase is uniformly quantised into phase increments from zero to 2 . The quantised phase, (1) where and represents the PPM delay in clock periods.
However, it must also be noted that increasing the number of levels implies a higher oversampling rate (OSR). There are OSR clock periods in one cycle of and OSR is equal to . This eventually constrains the maximum , because of technology limitation on the maximum (2).
The amplitude, R, is quantised into levels,
corresponding to pulsewidths having an even number of clock periods, . The pulsewidths have two sample increments in order to decouple the amplitude response from the phase response, avoiding an amplitude modulation (AM) to phase modulation (PM) conversion, and so simplifying the quantising process into two independent one-dimensional selections (amplitude and phase). On the other hand, including both the 'odd' and 'even' pulse widths will require a more difficult two-dimensional selection process to identify the closest quantisation point, but will lead to an almost doubling of the number of quantisation points, . The value of is given by for the 'even' pulse widths and for the combined 'even' and 'odd' pulse widths. The is the (0, 0) quantisation point and crosses mark the odd quantisation points in Fig. 3 . This paper will assume 'even' pulse widths, unless specifically mentioned.
A. Calculation of the Amplitude Quantisation Levels
The quantised amplitude levels, , are calculated by evaluating the fundamental spectral component of the repeating three-level waveform, as shown in Fig. 4 . The waveform has OSR clock cycles and covers exactly one period, , of the RF carrier. is the pulsewidth in number of clock cycles and is the pulse position. The pulse width is varied in increments of two clock periods, to calculate the different RF envelope values, . The three-level pulse wave can be mathematically represented by (5) where (6) Since is a repeating waveform, the amplitude of the fundamental can be calculated from one period only using Fourier series, (or the FFT of an appropriately sampled version of the signal).
The amplitude of the fundamental of the pulse wave is given by (8) where is the index for the different pulse widths. The decision threshold levels for the quantiser are given by the midpoint of two quantised levels, (9) Similarly, the threshold for the quantised phase is given by (10) Table I lists the amplitude quantisation levels, , for a quantiser with OSR of 8 ( Fig. 3 ), 16 and a quantiser with OSR of 32. The uneven separation between the quantised levels indicates that increasing the pulsewidth has less effect on the RF carrier magnitude when the pulsewidths are already large. The pulse extremities contribute less to the signal amplitude compared to the central sections of the pulse.
B. Non-Linear Amplitude Quantisation Levels
Rayleigh distributed signals have amplitude probability density functions (PDFs) that are concentrated around the lower signal levels. It can be noted from Table I that the low amplitude levels are coarsely quantised and higher amplitudes are more finely quantised. Therefore, the quantisation noise is larger for such signals than would be normally expected using a linear quantiser. Signals whose PDFs are concentrated at medium to high amplitude levels (such as quadrature phase shift keying (QPSK) and enhanced data rates for GSM evolution (EDGE) modulation) are more suited to this type of non-linear quantiser.
However the phase error behaves in an opposite way; increasing the amplitude produces a bigger MSE for the same phase error. To some extent, this neutralises the non-linear quantisation of the magnitude error. These effects will now be quantified in the next sections.
IV. DERIVATION OF POLAR QUANTISER MSE
In this section, an expression is derived for the MSE for the non-linear polar quantiser with a circular symmetric Gaussian input signal of arbitrary power. The MSE for each of the amplitude quantisation levels has to be calculated separately as the area associated with each quantisation level is not uniform. However, the MSE of only one slice (one phase quantisation level) needs to be calculated due to the phase symmetry. This procedure helps to minimise mathematical complexity. The MSEs obtained for each of the amplitude quantisation levels are summed. The resulting MSE is multiplied by the number of slices,
, to obtain the final MSE. Point in Fig. 5 is used to further illustrate the quantisation and MSE derivation procedure. As shown in Fig. 5 Fig. 3 .
Assuming the input signal has a Rayleigh envelope, the MSE of the non-uniform polar quantiser is derived. The derivation process starts by finding the probability of the occurrence of a point, . The probability of the occurrence of a point, , is given by the probability of occurrence of amplitude, , and the probability of occurrence of angle, .
Assuming the signal is Rayleigh, the PDF of the envelope is given by (11) where is the average power of the input signal. The probability of is given by (12) Therefore, the MSE of point with polar coordinates with respect to the nearest quantisation point with Cartesian coordinates is given by (13) Solving and simplifying the integral gives the MSE for a given amplitude quantisation level (with boundaries and ) and a phase quantisation level (with boundaries by and ). The boundary limits have previously been defined by the threshold equations (9) and (10) and they are midway between the quantisation points.
(14)
The final MSE of the phase plane is given by (15) where and are the number of amplitude and phase levels which are related to OSR through (4) and (3). Equation (15) gives the total MSE as a function of the average input power and the OSR.
V. THEORETICAL AND SIMULATED RESULTS OF STAND-ALONE POLAR QUANTISER
The non-uniform polar quantiser is simulated to verify the validity of the derived MSE equation. A QPSK-modulated OFDM signal was chosen as input to the simulated quantiser as it approximates a Rayleigh envelope and hence satisfies the assumption made during the derivation of the MSE equation. Fig. 6 shows plots of signal power against MSE for the theoretical and simulated quantisers with three different OSR values. It can be observed that the simulated MSE and the theoretical MSE curves are almost indistinguishable.
The MSE is exactly equal to the signal power at low signal levels for all three plots. When the input signal is increased and crosses the first threshold level, the MSE plateaus. The plot with the highest OSR (32 levels) plateaus sooner as its first threshold level is closest to zero. The average MSE is also less for this plot as it has more quantisation levels ( and ). For the two higher OSR curves (16 and 32), the plateaus have a slightly reducing MSE with increasing signal power: caused by the clustering of the amplitude quantisation levels at larger magnitudes (see Table I ). In this region, a 1 dB increase in signal power will give a slightly greater than 1 dB improvement in SNR.
As the signal power is increased beyond the largest quantisation level, the MSE errors again increase. The final quantisation level represents the maximum pulsewidth corresponding to a square wave and is therefore the same for all OSR values. At very high signal levels (the overload region), the MSE will eventually equal the signal power again as shown by the asymptotic curve shape (top right of Fig. 6 ).
VI. ANALYSIS OF POLAR QUANTISER WITH AND WITHOUT MODULATORS
In this section, the MSE of the combined and the polar quantiser is studied. The simulations are carried out on both the polar architecture [4] and the Cartesian architecture [6] . The MSE is measured between the input signal and the quantised output signal as shown in Fig. 7 and includes both in-band and out-of-band components. The latter will eventually be filtered out by the bandpass filter of Fig. 2 . The simulations are performed for three different OSR levels (8, 16 and 32) and the results obtained from the polar and Cartesian architectures are shown in Fig. 8 and Fig. 9 respectively. The filters used in both architectures are first order (MOD-1 [14] ), with sample rate giving one sample update for every k periods of the RF carrier (k is a positive integer). In this example, and the input OFDM signal has 16 subcarriers with a combined bandwidth of . The MSE plots also plateau but at a level 3 dB higher than the stand-alone quantiser. This trend can be observed for all the three OSR levels but is more evident for the plot with an OSR of 32 as the plateau covers a wider range of signal power. The peak signal quality (signal power/MSE) is obtained when the curves reach a slope of unity. Plots with higher OSR cover a wider range of signal power at a lower MSE. Additionally, the performance at low signal levels is significantly different. The MSE drops at a lower rate as the signal power is reduced. The result is a significant increase in MSE at very low signal levels compared to the stand-alone quantiser. The phenomena are analysed in the following subsections.
A. Mathematical Derivation of Noise Associated With Modulator
The noise increase over the plateau region can be explained from the noise transfer function (NTF) of the modulator.
The NTF of a first order lowpass modulator is given by [14] and its power gain is: (16) Following the traditional analysis for ADCs, we make the assumption that the quantisation noise is spectrally white. The MSE can then be calculated by integrating the over the range of to , where is the useful band near the desired signal. When the limits are to the overall (total) MSE is calulated as shown below: (17) where is the quantisation noise power spectral density introduced by the quantiser (15) (18) Substituting (18) in (17) and evaluating the integral gives (19) which explains the 3 dB noise increase in the plateau region of Fig. 9 . Higher order modulators would expect an even greater noise enhancement. It is for this reason that low order modulators are often preferred, since the noise must be filtered out at the amplifier output with low insertion loss RF bandpass filters.
The output spectrum of the quantiser is plotted at an input power of dB for the Cartesian architecture. The first order lowpass NTF is superimposed on the simulation plot and agreement between the theoretical and simulation plots is observed as shown in Fig. 10 . The analysis clearly predicts the correct performance of the modulator when the signal power is in the plateau region. However the PWM/PPM drive signal shows small distortion shoulders at the edge of the OFDM signal. These are caused by folded back distortion products from higher harmonics created by the rectangular pulse shape of the signal [13] .
B. Practical Measurements
The waveforms were generated on a Tektronix DTG5274 data timing generator with GHz. Two channels of the data timing generator are set to output two streams of data simultaneously. The data of one of the channels is inverted and phase shifted by radians. A passive combiner circuit then sums the two streams to produce a three-level waveform. The carrier frequency and signal bandwidth was scaled down to 64 MHz and 1 MHz respectively with . The measured spectrum adjacent to the signal band shows a slight degradation of about 2 dB compared to the simulated spectrum, but agrees with predictions elsewhere (Fig. 11) . The probable causes of the disparity are slight imbalances between the two channels in the analog combiner and slew rate limitations on the digital waveforms. The latter will become more of a problem at higher clock frequencies. Lower OSRs will be needed for higher carrier frequencies. For information, the bandwidth-scaled WLAN and WCDMA spectrum masks are shown. The WLAN specifications can be met if the RF bandpass filter cuts off at about 4.5 channel bandwidths out from the centre frequency. A much narrower bandpass filter is required to meet the tougher WCDMA mask ( channel bandwidths from the centre frequency).
VII. LOW SIGNAL BEHAVIOUR OF MODULATORS
The 3 dB MSE increase derived in (19) does not forecast the operation of the in the low signal region as shown in Fig. 8 and Fig. 9 . A different analysis is required for that section of the graph and is discussed next. At low signal levels limit cycles 1 are produced. The output of the modulator is characterised by a string of zero valued samples, , followed by an occasional jump to . It is the jump to that causes the higher than expected MSE. This jump can be attributed to the integrator loop inside the modulator. The operation can be explained by just considering the magnitude component of the polar [4] . Consider a first order with a constant input signal, as shown in Fig. 12 . The error across the quantiser is fed back in to the causing the quantiser input signal, , to ramp up in steps of . When the first threshold is reached, the output changes from to causing a large pulse in the quantiser output, resetting to a value close to . The system works like a relaxation oscillator. The output pulse occurs every samples. The error between the analog input and the quantised output is also shown in the Fig. 12(c) . The MSE is therefore given by: (20) When the input signal is replaced by a Rayleigh distributed envelope signal, the amplitude, , can be approximated by the mean signal level,
, and the power of the signal, , is approximated by . This gives:
1 Limit cycles are often associated with unwanted spurs in the band of interest and the traditional solution is to smooth out the spectrum by adding dither signals [15] . In this work, we only consider the MSE and not its frequency distribution. Equation (22) is superimposed over the simulated MSE vs. signal power plots of an OFDM signal generated from polar modulator (Fig. 13) . The signal power axis of the simulated values is extended to dB to observe the low signal behavior of the modulators. The plots show that the derived equation is almost a straight line and asymptotic to the simulation results at low signal levels. The gradient is 0.5. The simulation results start to deviate from the theoretical analysis when the first threshold level is reached and in Fig. 13 this phenomenon is more evident with an OSR of 32 as the threshold level is attained at a lower signal power.
It should be noted that phase quantisation effects have almost no contribution to the MSE at low signal levels. This is because the dominant contribution to MSE is the term. If the phase of changes the resultant power variation is small since is very small. Equation (22) can be simplified when is much less that . The numerator can be approximated with and the unity term can be neglected in the denominator giving (23) (24) Equation (24) indicates a straight line with gradient of 0.5 dB/dB as shown in Fig. 13 . A 1 dB increase in signal power will improve the SNR by only 0.5 dB. This gradient is less than the stand-alone quantiser and indicates that the process boosts noise beyond that predicted by traditional analysis. The boosted noise will lead to degrading SNR values as the signal power is reduced and could have implications on transmitters with a wide power control range, such as those found on W-CDMA handsets. Fig. 2 shows that the quantiser is within the feedback loop and so increasing the quantiser complexity could slow down the loop sample rate, . The non-linear polar quantiser must quantize OSR phases and OSR/4 amplitudes. Up to eight phases can be identified by comparing the sign and magnitudes of the and signals. The coordinate rotation digital computer (CORDIC) is used to calculate the signal amplitude (and also the phase when ) [16] . Four CORDIC iterations gives an amplitude accuracy of 1%. The quantized Cartesian feedback values (I,Q) are obtained from a look-up-table with entries. The PWM/PPM outputs are obtained from a look-up table in a similar manner, and passed to a serialiser to generate the bit stream. The architecture was synthesized for FPGA implementation targeted at the Altera Stratix IV. An , MOD-2 system implemented in 16-bit fixed point arithmetic took 13 cycles, at a 0.65 GHz cycle rate. The filters took 7 cycles and the polar quantiser took 6 cycles giving a sample rate of MHz. Note that the bandpass structure (and also the polar ) would not have the 6 cycle quantiser overhead and consequently a higher
VIII. PRACTICAL APPLICABILITY

A. Implementation Issues
MHz. Higher sample rates are generally preferable since they allow higher bandwidth signals. The speed disadvantage of the system can be overcome by implementing a parallel structure (Fig. 14) in which the filters do not wait for the quantiser output, but operate on all possible quantiser states at once. When the quantiser completes its decision then it selects the appropriate filter output (including its internal states). The other filter outputs are discarded. The filters operate in parallel with the quantiser and the longest latency sets the sampling frequency; in this case the 7 cycles of the filter. The new sample rate is now MHz, the same as the bandpass structure. The downside of the Cartesian structure is therefore either reduced or increased chip-area and power consumption. Even so, the circuit used up less than 1% of the EP4S40G2F40I2 parts total FPGA area (361 combinational ALUTs and 483 logic registers).
FPGAs with on-board serializers are now available. Potential clock speeds are in the tens of GHz [18] , indicating the possibility of carrier frequencies above 1 GHz for an OSR of 8. Note that if MHz (as above) then would be also be required. FPGA's are not particularly power efficient and so ASIC designs would be preferable in this regard.
B. Performance Comparisons
The non-linear polar quantiser of the Cartesian enables a trade off between carrier OSR and quantiser fidelity. In this subsection we illustrate the design trade-offs and compare the Cartesian to the well known bandpass schemes of [19] , [20] , [8] . The latter schemes use a lowpass to convert the input I and Q signals to bipolar ( or ) bitstreams which then invert (or otherwise) the digital in-phase and quadrature carriers prior to their summation. The all-digital process is very simple but requires (i.e., ). The two states of each I and Q output can be represented in the phase plane by equal amplitude quantisation points separated with phase increments of . In the following simulations, an OFDM signal is upconverted to a normalised centre frequency of . It has a bandwidth of (or ) and 8 sub-carriers; in this way the peak to average power ratio (PAPR) is limited to 9 dB. In this simulation , so the sample rate is which oversamples the signal by 64. Parameters for the simulated schemes are shown in Table II . We use the adjacent channel leakage ratio (ACLR) of Fig. 15 to compare the close in-band performance of the schemes, while a broader spectrum view is obtained from Fig. 16 .
The traditional bandpass schemes have similar in-band performance to the basic 'even' quantised, , Cartesian scheme. This is as expected since they have almost the same number of quantisation points ( for bandpass and for Cartesian ). The MOD-1 version of the Cartesian scheme (trace b) generates about 1.5 dB more ACLR compared to the Bandpass (trace a) scheme. The situation reverses with the higher order MOD-2 filter (traces c and d). However, in both cases the Cartesian has better out-of-band performance, better coding efficiency and a reduced number of transitions, which stems from the additional (0, 0) quantisation point. Note, the overall effect of the higher order filter for both schemes is to reduce the in-band noise, at the expense of out-of-band noise. However, increasing the complexity of the quantiser from to by allowing both even and odd pulse widths (trace e) gives both a 5 dB reduction in ACLR and significant reductions in out-of-band noise. Increasing the OSR to 8 (trace f) makes , giving a further 6 dB noise reduction across the whole band. Any reduction in out-of-band noise will directly ease the final band-pass filter requirements leading to reduced insertion loss.
The quantisation point (0, 0) produces a null output without transitions and so reduces the switching activity and improves the coding efficiency of the Cartesian schemes (Table II) . Switching loss associated with the charging and discharging of parasitic capacitors in the following amplification stages is therefore reduced. This was one of the motivations behind the development of the schemes [4] , [13] . First order 's benefit most, with switching activity more that halved from 2 edges to 0.82 edges per period of the RF carrier, but there is less reduction (15% to 20%) when the filter order is increased. The latter can be put down to the increased signal level into the quantiser caused by the enhanced noise amplification of the MOD-2 NTF [14] . The reduced edge count is also a factor in the improvement in coding efficiency (defined as the useful signal power to the total signal power, [21] ). The results indicate coding efficiency improves with quantisation resolution , but reduces with filter order.
IX. CONCLUSION
MSE expressions have been derived for a non-linear polar quantiser when transmitting OFDM/CDMA-like signals. The expression predicts the noise behavior of the up-conversion process. At low signal levels a first order upconverter is dominated by limit cycle behavior and the SNR increases by only 0.5 dB for every 1 dB increase in signal strength. In the medium range, the MSE from the quantiser does not depend on signal power and is amplified by the NTF. Here the SNR increases at a rate slightly greater than 1 dB per 1 dB increase in signal strength. In the overload region, the MSE increases with increasing signal power with a slope greater than 1, so the SNR reduces by dB per 1 dB increase in signal power. The OSR determines the number of quantisation points, , in the signal phase plane. These points are concentrated in the high signal power region, which will particularly benefit modulations with lower peak to average power variations (e.g., shift QPSK or SC-FDMA which is used in the LTE uplink). Even so, we show through analysis, simulations and measurements that a first order with an OSR of 32 comfortably meets the WLAN mask for OFDM transmission. We show through simulations comparing Cartesian with the traditional bandpass methods that nonlinear polar quantisation, reduces the number of transitions per RF period, improves coding gain, and gives the designer another degree of freedom in determining spectral performance. In-band noise performance can now be improved by both increasing the order (as per bandpass ), or by increasing quantiser fidelity with a higher OSR. The former degrades out-of-band performance, while the latter improves out-of-band performance (by 6 dB per octave of OSR) but has a complexity that grows with OSR squared. Hardware technology places a limit on the OSR product, but recent product announcements by FPGA vendors [18] indicate the growing feasibility of carrier frequencies above 1 GHz.
